

# M5M5118P, -15

## 16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

#### DESCRIPTION

The M5M5118P series of 2048-word by 8-bit asynchronous silicon gate CMOS static RAM operates on a single 5V power supply and is designed for easy use in applications requiring battery back-up.

Two chip select inputs,  $\overline{S_1}$  and  $\overline{S_2}$ , are available to provide the minimum standby current with battery back-up. The series is packaged in a standard 24-pin plastic DIL package.


### **FEATURES**

Type name  M5M5118P-15  M5M5118P	A	Current consumption				
	Access time (max)	Active (max)	Stand-by (max)			
	150 ns	50mA	15 # A			
	200ns	Jona	1344			

- Single 5V power supply.
- External clock and refresh operation not required.
- Data can be held with 2V supply voltage.
- All inputs and outputs are directly TTL compatible.
- All outputs are 3-state with OR-tie capability.
- Easy expansion of memory capacity with chip select signal.
- Common input/output for data pins

#### **APPLICATIONS**


Battery drive, small-capacity memory units with battery back-up



#### **FUNCTION**

The M5M5118P series has a 2048-word by 8-bit configuration. It operates on a single 5V supply and its inputs/outputs are directly TTL compatible. Its completely static circuitry obviates the need for external clock and refresh operations and makes it very easy to use. The data of the DQ pin are written when the address is designated by address signals  $A_0 \sim A_{10}$ , the  $\overline{S}_1$  and  $\overline{S}_2$  signals turn low-level, and the  $\overline{W}$  signal is set low.

When for the reading operation the  $\overline{W}$  signal is set high, the  $\overline{S_1}$  and  $\overline{S_2}$  signals are set low, pin DQ is set to the output



# M5M5118P, -15

## 16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

mode and the address is designated by signals  $A_0 \sim A_{10}$  , the data of the designated address are output to pin DQ.

When signal  $\overline{S_1}$  or  $\overline{S_2}$  is set high, the chip is set to a non-select status in which neither reading nor writing is possible. Since the output floats (high-impedance state), OR-tie is possible with the other chip output pins.

The standby mode is established when signal  $\overline{S_2}$ , or signal  $\overline{S_1}$  (with signal  $\overline{S_2}$  at  $V_{CC}$  or GND), is set to  $V_{CC}$ . The supply current is now reduced to the very low level of  $15\mu A$  (max) and data in the memory are retained even if the supply voltage falls to 2V, permitting power-down

during non-operation or battery back-up during power failures.

#### **OPERATION MODES**

S <sub>1</sub>	S <sub>2</sub>	w	Mode	DQ	Lcc
Х	Н	X	Non-select	High impedance	Standby
Н	Х	Х	Non-select	High impedance	Standby
L	L	L	Write	. D <sub>IN</sub>	Active
L	L	Н	Read	D <sub>OUT</sub>	Active

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.3~7	V
Vı	Input voltage	With respect to GND	-0.3~V <sub>CC</sub> +0.3	V
Vo	Output voltage		0~V <sub>CC</sub>	V
Pd	Power dissipation	Ta = 25°C	700	m W
Topr	Operating free-air ambient temperature		0~70	*c
Tstg	Storage temperature		<b>−60∼150</b>	°C

### RECOMMENDED OPERATING CONDITIONS (Ta = 0 ~ 70°C, unless otherwise noted)

Symbol	D		11. 24		
Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		· V
VIL	Low-level input voltage	-0.3		0.8	V
VIH	High-level input voltage	2.2		V <sub>CC</sub> +0.3	٧

### **ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^{\circ}C$ , $V_{CC} = 5 \text{V} \pm 10\%$ , unless otherwise noted)

Symbol	Parameter		To describitions	Limits			
Symbol	raram	eter .	Test conditions	Min	ayT	Max	Unit
V <sub>IH</sub>	High-level input voltage			2.2		V <sub>CC</sub> +0.3	V
VIL	Low-level input voltage			-0.3		0.8	V
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> =-1mA	2.4			V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> =2.1mA			0.4	V,
1,	Input current		V <sub>I</sub> =0~V <sub>CC</sub>			± 1	μА
I <sub>ozh</sub>	Off-state high-level output of	urrent	$\overline{S_1}$ or $\overline{S_2} = V_{IH}, V_O = 2.4 V \sim V_{CC}$			1	μА
IozL	Off-state low-level output cu	irrent	S <sub>1</sub> or S <sub>2</sub> =V <sub>IH</sub> , V <sub>O</sub> =0V			-1	μА
	Supply current M5M5118P-15 M5M5118P	M5M5118P-15	$V_{I}(\overline{S_{1}}) = V_{I}(\overline{S_{2}}) = 0V$ Output pin open		-	45	mA
001		Other inputs = V <sub>CC</sub>		30	45	mA	
1	(Comply company	M5M5118P-15	$V_{I}(\overline{S_{1}}) = V_{I}(\overline{S_{2}}) = V_{IL}$ Output pin open			50	mΑ
CC2	Supply current	M5M5118P	Other inputs = V <sub>IH</sub>		35	50	mA
I <sub>CC3</sub>	Standby supply current		$\bigcirc \overline{S_2} = V_{CC} - 0.2 V$ , Other inputs $= 0 \sim V_{CC}$			15	μА
			$\bigcirc \overline{S_1} = V_{CC} - 0.2V$ , $\overline{S_2} \le 0.2V$ , Other inputs =	o∼Vcc			,
I <sub>CC4</sub>	Standby supply current		$\overline{S_2} \le 0.2 \text{ V}, \ \overline{S_1} = V_{\text{IH}}, \text{ Other inputs} = 0 \sim V_{\text{CC}}$			2	mA
Ci	Input capacitance (Ta = 25°C)		V <sub>I</sub> =GND, Vi=25mVrms, f=1MHz			6	pF
Со	Output capacitance (Ta = 2	?5°C)	$V_0$ =GND, $V_0$ =25mVrms, f=1MHz			8	pF

Note 1: Current flowing into an IC shall be positive (no sign).

2: Typical values: V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C.



## 16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

# SWITCHING CHARACTERISTICS (Ta = 0 $\sim$ 70°C , $V_{CC}$ =5V $\pm$ 10%, unless otherwise noted) READ CYCLE

Symbol		N	M5M5118P-15 Limits			M5M5118P		
	Parameter					Limits		
		Min	Тур	Max	Min	Тур	Max	
t <sub>CR</sub>	Read cycle time	150			200			ns
ta(A)	Address access time			150			200	ns
ta(s1)	Chip select 1 access time			150			200	ns
ta (S2)	Chip select 2 access time			150			200	ns
t <sub>dis (S2)</sub>	Output disable time from \$1			50			60	ns
t <sub>dis</sub> (S <sub>1</sub> )	Output disable time from S2			50			60	ns
t <sub>en (S1)</sub>	Output enable time from S1	15			15			ns
t <sub>en (S2)</sub>	Output enable time from S2	15			15			ns
t <sub>v (A)</sub>	Data valid time from address	20			20			ns

# TIMING REQUIREMENTS (Ta = 0 $\sim$ 70°C , VCC=5V $\pm$ 10% , unless otherwise noted) WRITE CYCLE

Symbol <sub>.</sub>		N	15M5118P-	15				
	Parameter		Limits		Limits			Unit
		Min	Тур	Max	Min	Тур	Max	
tow	Write cycle time	150			200			nn
$t_{w(w)}$	Write pulse width	90			120			ns
t <sub>su (A)</sub>	Address set-up time	0			0			ns
t <sub>su (S)</sub>	Chip select set-up time	90			120			ns
t <sub>su (D)</sub>	Data set-up time	40			60			ns
t <sub>h (D)</sub>	Data hold time	0			0			ns
t <sub>rec(w)</sub>	Write recovery time	10			10			ns
t <sub>dis(w)</sub>	Output disable time from write			50			60	ns
t <sub>en (w)</sub>	Output enable time from write	15			15			ns

# POWER-DOWN CHARACTERISTICS ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, unless otherwise noted)

Constant	2	Test conditions		Unit		
Symbol	Parameter	rest conditions	Min	Тур	Max	Onit
V <sub>CC</sub> (PD)	Power-down supply voltage		2			V
		2.2V≦V <sub>CC (PD)</sub>	2.2			V
V <sub>I</sub> (S)	Chip select input voltage	2V≤V <sub>CC (PD)</sub> ≤2.2V		V <sub>CC</sub> (PD)		٧
ICC (PD)	Power-down supply current	V <sub>CC</sub> =3V, Other inputs=3V			10	μА


Note 3: When  $\overline{S_1}$  or  $\overline{S_2}$  is operated at 2.2V (V<sub>IH</sub> min), the supply current at which V<sub>CC (PD)</sub> is between 4.5V and 2.4V, is specified by I<sub>CC4</sub>.

### TIMING REQUIREMENTS ( $T_a = 0 \sim 70^{\circ}C$ , unless otherwise noted)


Chambral		Total and distant	Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	
t <sub>su(PD)</sub>	Power-down set-up time		0			ns
t <sub>rec (PD)</sub>	Power-down recovery time		t <sub>CR</sub>			ns

## 16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

# TIMING DIAGRAM Read cycle




## Write cycle (W control)



# 16384-BIT (2048-WORD BY 8-BIT) CMOS STATIC RAM

## Write cycle (\$\overline{S}\$ control)



Note 4: Test conditions Input pulse level: 0.4 ~ 2.4V Input pulse risetime and falltime: 10ns Load: 1TTL, C<sub>L</sub> = 100pF Reference level: 1.5V

- Note 5: Hatching indicates the don't care inputs.
  6: Writing is performed while  $\overline{S}$  and  $\overline{W}$  are in the low-level overlap period.
  7: The output is kept in the high-impedance state when  $\overline{W}$  falls simultaneously with, or before, the  $\overline{S}$  fall.
  8: An reverse-phase signal should not be supplied when pin DQ is in the output mode.

## POWER-DOWN CHARACTERISTICS

